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Abstract
Graphics Processing Units (GPUs) employ large register les to ac-
commodate all active threads and accelerate context switching. Un-
fortunately, register les are a scalability bottleneck for future GPUs
due to long access latency, high power consumption, and large sili-
con area provisioning. Prior work proposes hierarchical register le,
to reduce the register le power consumption by caching registers
in a smaller register le cache. Unfortunately, this approach does
not improve register access latency due to the low hit rate in the
register le cache.
In this paper, we propose the Latency-Tolerant Register File
(LTRF) architecture to achieve low latency in a two-level hierarchi-
cal structure while keeping power consumption low. We observe
that compile-time interval analysis enables us to divide GPU pro-
gram execution into intervals with an accurate estimate of a warp’s
aggregate register working-set within each interval. The key idea
of LTRF is to prefetch the estimated register working-set from the
main register le to the register le cache under software control,
at the beginning of each interval, and overlap the prefetch latency
with the execution of other warps. Our experimental results show
that LTRF enables high-capacity yet long-latency main GPU regis-
ter les, paving the way for various optimizations. As an example
optimization, we implement the main register le with emerging
high-density high-latency memory technologies, enabling 8× larger
capacity and improving overall GPU performance by 31% while
reducing register le power consumption by 46%.
Keywords GPUs, Register File Design, Latency Tolerance, Energy
Eciency, Memory Technology, Memory Latency
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1 Introduction
Graphics Processing Units (GPUs) are commonly-used accelerators,
optimizing silicon organization with dense arithmetic for data-
parallel workloads. Modern GPU microarchitecture relies on man-
aging execution resources for a large number of Single-Instruction-
Multiple-Data (SIMD) threads to exploit this arithmetic density and
overlap the long memory access latency with computation [55].
Unfortunately, the maximum parallelism in GPUs is fundamentally
limited by the register le capacity as the register le must accom-
modate all simultaneously running threads [3, 19, 20, 21, 39, 48, 80].
GPU register les face the dicult challenge of optimizing la-
tency, bandwidth, and power consumption, while having maximal
capacity. Prior work proposes increasing the register le capacity
in various ways: compression [39], virtualization [25, 78], or silicon
technologies for high-density memory cells [27, 28, 43, 45, 46, 48,
80]. While such proposals increase capacity without sacricing
power consumption, they typically result in higher register access
latencies.
Register le caching [19, 20] is a promising approach to en-
hancing capacity while lowering power consumption and eective
access latency. Unfortunately, existing proposals for register le
caching do not achieve high enough hit rates in the register cache
due to three key problems. First, the high degree of thread-level
parallelism (TLP) in GPUs causes threads to displace each other’s
registers in the cache. Second, registers house temporary values
that are often renamed, which reduces temporal locality in the
cache. Third, because register names are not spatially correlated,
there is no spatial locality in a register cache. Due to these reasons,
register le caching is ineective at hiding latency in GPUs (§ 6).
Our goal is to improve the eectiveness of register le caching
in GPUs. To this end, we observe that registers can be eectively
prefetched into the register cache using compile-time interval anal-
ysis to hide the long access latency of the main register le. An
Interval is a subgraph in a program’s control-ow graph that has
a single entry point. Intervals have been widely used by optimiz-
ing compilers to identify loops [22]. We use interval analysis and
software prefetching to fetch the entire set of required registers of
an interval into the register cache and thus avoid the main register
le access latency during the execution of the interval.
We propose the Latency-Tolerant Register File (LTRF), a two-level
hierarchical register le that employs a low-latency/low-power rst-
level register-le cache backed up by a high-latency/high-capacity
second-level main register le. LTRF uses a compiler-driven soft-
ware mechanism to prefetch a warp’s register working-set into the
register cache at the start of an interval. By fetching all registers in
the working-set together and overlapping the prefetch latency of
one warp with the execution of another, LTRF hides a substantial
fraction of the access latency of the main register le during the
execution of the interval.
By using LTRF, we enable high-capacity yet long-latency main
register les, paving the way for various optimizations. As an ex-
ample optimization, we implement the main register le with high-
density emerging memory technologies, e.g., domain wall mem-
ory [4, 5, 48, 59, 69, 76], enabling 8× larger capacity and improving
overall GPU performance by 31% while reducing register le power
consumption by 46%. In contrast, the state-of-the-art register le
caching schemes reduce GPU performance by 14%, on average, if
the register le is enlarged by 8×, as prior designs do not focus on
tolerating the latency of the main register le.
This paper makes the following contributions
• We show that prior proposals for register le caching do not
achieve high enough hit rates to eectively hide the long
latencies of large main register les (§ 6).
• We introduce LTRF, a latency-tolerant hierarchical register
le design, which enables high-capacity yet long-latency
main register les. The key idea is to 1) estimate the register
working set of a program’s execution during an interval,
using compile-time interval analysis, 2) prefetch the esti-
mated register working-set from the main register le to the
register-le cache under software control, at the beginning
of each interval, and overlap the prefetch latency with the
execution of other warps.
• Our evaluations show that an optimized version of LTRF,
when implemented with an 8× larger yet 6.3× slower main
register le, improves overall GPU throughput by 31%, on av-
erage (up to 86%). LTRF performance is within 5% of an ideal
8×-capacity main register le that has no latency overhead.
2 Background and Motivation
Figure 1 illustrates a conventional GPU register le architecture [44]
in a streaming multiprocessor (SM). To accommodate a large num-
ber of active threads, a GPU employs a register le of megabytes in
size. For example, GP100 (NVIDIA Pascal) has has a register le of
14.3 megabytes in total [57]. The register le is heavily banked (16
banks) and it allows concurrent accesses from many threads (up to
512 threads). Each bank stores registers from multiple warps. When
the GPU issues an instruction, an operand collector concurrently
accesses and gathers data associated with each thread in the issued
warp’s instruction through an arbiter and a large and wide crossbar,
as shown in Figure 1. The warp scheduler arbitrates among ready
warps (i.e., a warp whose operands are collected) and issues the
warp’s instruction to the SIMD units.
In this section, we demonstrate the increasing demand for larger
register le capacity, analyze shortcomings of prior register caching
mechanisms for GPUs, and motivate the case for a design that pro-
vides high capacity without signicantly increasing power con-
sumption, on-chip die area, or access latency exposed to the GPU
core.
2.1 Factors that Limit GPU Performance
When a warp encounters a long-latency memory instruction, the
GPU selects another ready warp to be scheduled for execution, in
order to prevent the GPU core from stalling. While the applications
with high TLP are more likely to contain more ready warps and are
able to hide long-latency stalls more eectively, these applications
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Figure 1. Conventional GPU register le architecture.
with high TLP demand a large register le in order to realize their
maximum TLP. To illustrate the impact of the register le size
on an application’s TLP, we recompile 35 workloads in CUDA
SDK [10], Rodinia [14], and Parboil [72] benchmark suites with the
maxregcount attribute (i.e., the attribute that enables the use of the
maximum number of registers for each GPU function, i.e., 64 and
256 for Fermi and Maxwell respectively) enabled in the NVIDIA
GPU compiler, nvcc. Doing so enables us to measure the number of
registers applications would require if there were no register le
size constraints.
Table 1 reports the average and maximum register le capacity
needed for our benchmarks to achieve the maximum TLP provided
by the two GPU products. This experiment shows that a larger reg-
ister le would directly translate into a larger number of executing
threads, thereby increasing TLP, on average. The table corroborates
our intuition that TLP is indeed limited by the number of registers
and many applications benet from compiler optimization when
given a larger register le [47, 52, 84]. The results also show that
the recent version of the CUDA compiler used for Maxwell em-
ploys more aggressive compiler optimization techniques (e.g., loop
unrolling) and as such enhances register usage and TLP compared
to Fermi.
GPU Average required Maximum required
(baseline register le size) register le size register le size
Fermi (128KB) 184KB (1.4×) 324KB (2.5×)
Maxwell (256KB) 588KB (2.3×) 1504KB (5.9×)
Table 1. The average and maximum register le capacity required
to maximize TLP for 35 workloads in CUDA SDK [10], Rodinia [14],
and Parboil [72] benchmark suites in the NVIDIA Fermi and
Maxwell architectures.
2.2 Register File Scalability
While modern GPUs integrate more execution resources with in-
creases in silicon density and memory bandwidth in each chip
generation, the register le accounts for an increasingly larger
fraction of on-chip storage, as shown in Figure 2. For NVIDIA Pas-
cal [57], more than 60% of the on-chip storage area, amounting to
14.3 MB is dedicated to the register le. GPU register les face the
dicult challenge of optimizing latency, bandwidth, and power con-
sumption, while having maximal capacity [2, 19, 20, 23, 25, 27, 28,
39, 43, 45, 46, 48, 65, 66, 78, 79, 80]. Larger register les are slower,
take up more silicon area and consume more power. Increasing
concurrency by adding more banks exacerbates complexity and
power consumption with the addition of a larger crossbar. Prior
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Figure 2. Capacity of on-chip memory components across genera-
tions of NVIDIA GPUs from 2010–2016.
work attempts to reduce the power consumption of the register le
while keeping the register access latency almost unchanged. As a
result, the reduction in the power consumption is limited by the
access latency of the register le. In this section, we measure the
impact of various register le design parameters and congurations
on register le access latency and overall GPU throughput.
Table 2 illustrates register le designs with varying parameters,
including cell technology, number of banks, bank size, and network
topology, relative to a baseline high performance SRAM-based de-
sign shown in Conguration #1. The table also presents results for
emerging memory cell technologies that enable a larger trade-o
space between area, power and latency. We use high-performance
(HP) CMOS, low-standby-power (LSTP) CMOS, tunnel-eld-eect
transistors (TFET), and domain-wall memory (DWM) for the cell
technology [4, 5, 12, 17, 18, 41, 43, 48, 50, 51, 59, 60, 69, 71, 74,
76, 77, 81]. To obtain these results, we rst use CACTI [51] (the
non-pipelined register le bank models) and NVSim [17] to ex-
tract timing, area and power, and then feed them as parameters
to GPGPU-Sim [10] to measure the average register le access la-
tencies. The results include queuing delays incurred due to bank
conicts (Our system conguration is presented in § 5). Note that
we use the attened buttery topology [35] to reduce the overhead
of the crossbar network when we increase the number of banks by
8× in our implementations. We make two key observations from
Table 2. First, register le designs (such as design #7) that mini-
mize area and power consumption while optimizing for capacity
(i.e., bits/area) exhibit higher access latency. Second, while some
alternative cell technologies (e.g., DWM [48, 76]) can dramatically
improve capacity and power consumption, they incur prohibitively
long access latencies (e.g., as long as 6.3× compared to the baseline
register le).
To illustrate the potential benet of using a large register le,
Figure 3 plots performance (in IPC) for a high-capacity register le
implemented using TFET-SRAM and an "Ideal TFET-SRAM", which
has the same capacity as TFET-SRAM, but also the same latency
as the baseline register le, normalized to the baseline register
le from Table2.1 We categorize our workloads into two groups:
register-insensitive and register-sensitive. Register-insensitive work-
loads are the ones where the register le size is not the bottleneck
for higher TLP; i.e., increasing the register le size does not improve
TLP. We make two key observations. First, we nd that the Ideal
TFET-SRAM, which increases the register le size from 256KB to
2MB without increasing the register le access latency, improves
IPC throughput by 10%-95% (37%, on average) for register-sensitive
1We choose a 2MB TFET-SRAM register le as it consumes a similar amount of power
as our baseline 256KB register le (see Table 2).
workloads. We nd that the IPC improvements are due to both
more registers per thread and more warps executing in parallel.
Second, when real latencies are modeled, much of the gain from
higher capacity and TLP is oset by higher latency, and overall
performance reduces despite the higher register le capacity. We
conclude that register le access latency is important for perfor-
mance and should be kept in check while increasing register le
capacity.
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Figure 3. Performance eect of increasing the register le size by
8× using ideal TFET-SRAM and real TFET-SRAM designs, normal-
ized to the IPC of the baseline architecture with a 256KB register
le.
2.3 Register File Caching
One method to increase the size of the register le while keeping
access latency low is to cache registers in a smaller structure, i.e.,
register le caching. Although there is signicant previous work
on register le caches for CPUs [11, 15, 16, 31, 54, 58, 70, 73, 86, 87],
and vector processors [13, 32, 63], register le caching has not been
thoroughly investigated in GPU designs. Gebhart et al. [19] are
the rst to introduce register le caches for GPUs to lter some of
the accesses to the main register le and thus reduce the dynamic
access energy of the main register le. The authors’ design works
almost the same way as a conventional cache structure and exploits
temporal locality. However, as Figure 4 shows, for a 16KB register
cache, the register cache hit rate is low: between 8% and 30%.
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Figure 4. Hit rate in hardware [19] and software [20] register le
caches.
We nd that the hardware register cache hit rate is low due to
the following reasons:
1. Dierent warps can displace each other’s registers in the
cache due to the high warp switching rate in GPUs. This
thrashing eect is also observed in SMs’ local data caches [6,
7, 8, 9, 19, 24, 29, 30, 33, 34, 38, 42, 49, 62, 64, 67, 68, 75, 82, 83].
2. We nd that many registers are used to only communicate
results between a few instructions. As a result, these registers
do not have good temporal locality.
3. There is no notion of "spatial locality" in register accesses
(i.e., there is no logical order among dierent registers).
Cong. Cell Technology #Banks Bank Size Network Cap. Area Power Cap./Area Cap./Power Latency
#1 HP SRAM 1× 1× Crossbar 1× 1× 1× 1× 1× 1×
#2 HP SRAM 1× 8× Crossbar 8× 8× 8× 1× 1× 1.25×
#3 HP SRAM 8× 1× F. Buttery 8× 8× 8× 1× 1× 1.5×
#4 LSTP SRAM 1× 8× Crossbar 8× 8× 3.2× 1× 2.5× 1.6×
#5 LSTP SRAM 8× 1× F. Buttery 8× 8× 3.2× 1× 2.5× 2.8×
#6 TFET SRAM 8× 1× F. Buttery 8× 8× 1.05× 1× 7.6× 5.3×
#7 DWM 8× 1× F. Buttery 8× 0.25× 0.65× 32× 12× 6.3×
Table 2. Various register le designs with dierent congurations; all the numbers including number of banks (1× = 16), bank size
(1× = 16KB), capacity, area, power consumption, capacity per area, capacity per power, and access latency are normalized to the baseline
GPU register le with 256KB size and 16 banks.
Follow-up work [20] proposes a software-managed hierarchical
register le (SHRF) that aims to reduce data movement between
the main register le and the register cache. However, as the main
objective is to reduce dynamic energy consumption of the base-
line large monolithic register le, the authors [20] aim to reduce
the total number of accesses to the main register le, regardless
of whether or not those accesses occur during the execution of a
warp. In particular, SHRF reduces the extra register le accesses
caused by register le cache write-back/reloads, by adding special-
ized instructions, aided by a new register allocation mechanism, to
manage register movement. However, Figure 4 shows that the soft-
ware approach does not signicantly improve the hit rate compared
to a baseline hardware register cache [19] as it mostly focuses on
reducing the number of background (i.e., write-back/reload) reg-
ister accesses, rather than accesses that are needed by program
instructions.
2.4 Summary and Goals
In this work, we leverage two observations we have provided in
this section. First, the register le is one of the limiting factors in
the scalability of GPUs in terms of TLP. Second, making the register
le considerably larger is very dicult without sacricing either
latency or power consumption. Register caching can reduce the reg-
ister access latency and thus enable aggressive power optimization
techniques without degrading GPU performance. However, register
caching has not been thoroughly studied in the context of GPUs
and the existing schemes mainly aim to reduce power consumption,
rather than completely hide the main register le access latency.
Therefore, these designs are inecient as they do not oer high
register cache hit rates. In fact, they hurt performance if used with
considerably slow main register les (see § 6).
In this paper, we aim to architect a latency-tolerant hierarchical
register le for GPUs that can have very high capacity. Our goal is
to 1) enable very high-capacity yet also high-latency main register
les, while improving performance, and thus 2) open the design
space for many power/area optimization techniques in the main
register le that likely increase the register access latency (and thus
would otherwise be unacceptable).
3 LTRF
To make the register le very high capacity and at the same time
latency-tolerant, we propose a new register le caching mechanism
that aims to 1) bring the warps’ registers into the register le cache
before they are accessed by the warps (i.e., register prefetching) and
2) service all register accesses from the register le cache. As a result,
the warps see the latency of a fast register cache and not the slow
main register le. We nd that a near-perfect register prefetching
mechanism can be implemented based on two key observations.
First, the register working-set is known at compile-time as there is
no indirection or aliasing in register accesses. Second, long register
access latency can be hidden by the execution of other active warps.
LTRF takes advantage of these two observations that enable a
new register prefetching scheme. § 3.1 provides an overview of our
register prefetching scheme. § 3.2 and § 3.3 provide an overview of
the architectural and compiler support required for our software-
driven prefetching scheme, respectively.
3.1 Register Prefetching Scheme
We dene a PREFETCH operation to specify which registers should
be prefetched from the main register le. A PREFETCH operation
brings the register working-set of a subgraph of the application
control ow graph (CFG) into the register cache. The working-set
is composed of the registers that, depending on the dynamic con-
trol ow, might be accessed between two PREFETCH operations.
We call subgraphs of the CFG created by PREFETCH operations
(bounded by PREFETCH operations) prefetch subgraphs. Finding
an optimal placement of PREFETCH operations is not only impos-
sible in polynomial time, but also requires information available
only during runtime because of dynamic warp interleavings. We
propose a heuristic algorithm that employs the concept of inter-
vals [22], subgraphs of the CFG with a single entry point, which
oers compile-time analysis within a reasonable amount of time.
We modify the classic interval analysis algorithm, used to nd the
subgraphs of the CFG with a single entry point, and introduce
the concept of register-intervals as suitable prefetch subgraphs for
prefetching registers. A register-interval is a subgraph of the CFG
that 1) has a single control ow entry point and 2) requires, at most,
a given number of registers.
Our scheme brings the register working-set into the cache at the
beginning of each register-interval and guarantees that all register
accesses made inside that register-interval will be serviced from
the register le cache.
3.2 Architectural Support
To reduce the register le cache size, we limit the number of active
warps that run concurrently and maintain a pool of inactive warps;
the inactive warps remain dormant and are not allocated space in
the register le cache. Furthermore, we partition our register le
cache and allocate each partition to an active warp, thus preventing
active warps from contending for register le cache space, and
thus from evicting each other’s registers. We size the dedicated
caching space for each warp according to the maximum number of
registers the warp can access throughout the execution of a prefetch
subgraph. This parameter also sets an upper bound for the size of
a prefetch subgraph working-set. By ensuring no register cache
evictions occur during the execution of a prefetch subgraph, we
guarantee that register movement happens only with PREFETCH
operations or when a warp becomes active/inactive.
We deploy a two-level warp scheduler, similar to the one used in
[19, 53], to schedule execution of active warps. The scheduler issues
instructions from active warps in a fair manner (e.g., round-robin).
Whenever a warp encounters a long latency operation, such as a
data cache miss, it becomes inactive and gets replaced by another
one from the active pool. The two-level scheduler enables the use
of a smaller register le cache that needs to accommodate only the
working-sets of the active warps, and a warp’s register working-set
is swapped in and out of the register le cache as warp becomes
active/inactive.
Reducing the number of active warps provides two positive
benets: it 1) does not limit TLP since inactive warps still maintain
live state in themain register le, and thus can be quickly activated,
2) can potentially improve performance by reducing the L1 data
cache thrashing eect and by preventing all warps from stalling
at the same time [33, 34, 53, 62, 68]. In LTRF, warp activations
are not cost-free as the register working-set of the inactive warp
needs to be prefetched before the warp becomes active. Hence, if
we cannot hide the warp activation latency, we might negatively
aect performance. In § 6.3, we quantitatively show that this is not
the case. LTRF requires a small number of active warps to hide the
warp activation latency, allowing a GPU to tolerate higher latency
accesses to the main register le (We discuss the design of the main
register le and the register cache in detail in § 4.1).
PREFETCH operations use bit-vectors to identify the registers
that should be cached for each prefetch subgraph, enabling support
for various cache sizes. The PREFETCH bit-vector size is equal to
the maximum number of registers the CUDA compiler can allocate
to a thread. For example, in the latest CUDA versions, the compiler
can allocate up to 256 registers to each thread, requiring a 256-bit
vector for each PREFETCH operation. The instruction fetch unit
needs to know in advance when it is going to process a PREFETCH
bit-vector. We consider two approaches. The rst embeds an extra
bit in each instruction to indicate whether a PREFETCH bit-vector
follows that instruction. Prior work [20] has similar requirements
and the authors show that, in general, the cost of embedding the
extra bit is negligible. The second approach is to add an explicit
instruction that is always followed by the bit-vector. We show in
§4.3 that code-size and performance overheads are negligible with
either of the approaches.
When a warp becomes inactive, we must keep track of which
registers should be written back and refetched once the warp be-
comes active again. In LTRF, we simply write back and refetch the
entire register working-set of the active prefetch subgraph.
In order to improve the eciency of the basic LTRF design, we
devise operand-liveness aware LTRF (called LTRF+), which con-
siders the liveness of the registers to save register le cache space.
The key idea of LTRF+ is to avoid writing-back/re-fetching dead
registers. To this end, each read operand has to be extended with an
additional bit, called the dead operand bit as dened in [19], which
indicates whether the corresponding operand will be dead after
the execution of the corresponding instruction. This information
can be conservatively known at compile-time, using static liveness
analysis. These bits are used to update the liveness bit vector. The
liveness bit vector keeps track of the liveness status of all registers
at the current point of execution. A register becomes live when
it is written to and dead when an instruction indicates it is dead
via the dead operand bit. When a warp becomes inactive, LTRF+
writes back only the live registers to the main register le. When a
warp becomes active, LTRF+ fetches only the live registers from
the main register le. LTRF+ does not read the dead registers from
the main register le since their rst access, if any, will be a write,
and LTRF+ needs to only allocate space for them in the register le
cache.
3.3 Compiler Support
When a warp reaches the beginning of a prefetch subgraph, it is
paused until all of its working-set registers are loaded into the
register cache. Therefore, PREFETCH operations may have long
latencies that can potentially impose large performance overheads,
and hence, they should happen infrequently. In order to address this
issue, we introduce register-intervals as eective prefetch subgraphs
and partition the CFG into register-intervals. A register-interval
is a subgraph of the CFG with only two constraints. First, it needs
to have only one control ow entry point. Second, the number of
registers used in a register-interval should not exceed the size of
a partition in the register cache.2 The primary dierence between
register-intervals and other similar concepts, such as strands [20], is
that complex control ow structures (e.g., backward branches) are
allowed inside a register-interval and they do not cause the termina-
tion of the register-interval. By relaxing such constraints, register-
intervals provide two main benets. First, register-intervals can
have more static instructions and thus the number of PREFETCH
operations can be minimized. Second, our mechanism aims to t
a loop within a single register-interval in order to increase the
dynamic length of the register-intervals.
We employ classic interval analysis methods [22] to form
register-intervals. The original interval concept [22], used in clas-
sic compiler algorithms, partitions the CFG into smaller disjoint
subgraphs, each with exactly one entry point. These intervals are
typically used to identify loops and determine if the CFG is re-
ducible. We constrain the formation algorithm to guarantee that
the register working-set of each interval can t into a register le
cache partition. As a result, the register-intervals constructed by
our algorithm might be smaller than the intervals formed by the
original algorithm and may terminate at arbitrary points. Thus, we
modied the original algorithm to construct intervals at arbitrary
starting points.
Our register-interval formation algorithm is a multi-pass algo-
rithm. Algorithm 1 shows the rst pass. The algorithm tries to
compose register-intervals with as many basic blocks as possible.
Therefore, it initializes the rst register-interval with the entry ba-
sic block (line 8) and iteratively attempts to add subsequent blocks
to it (lines 9-25). A candidate block must satisfy two conditions to
be successfully added: 1) it must be entered only from the current
register-interval, 2) the register le cache space allocated for a warp
must be enough to house both the active registers already in the
2We provide dedicated space for each active warp in the register le cache.
Algorithm 1 Register-Interval Formation: Pass 1.
Input: Application Control Flow Graph (CFG)
Output: Register-Interval CFG
1: Initialize:
2: for each basic block : BB do
3: BB.input_list← empty() // List of all register in the register cache at
the begining of BB
4: BB.register-interval← Unknown
5: end for
6: Working-Set← empty()
7: entry_block.register-interval ← new register-interval() // Each CFG
has an entry basic block
8: Working-Set.insert(entry_block)
9: while (!Working-Set.empty()) do
10: BB← a basic block from Working-Set
11: TRAVERSE(BB)
12: i← BB.register-interval
13: while (∃ basic block h for which h.register-interval==Unknown
& all of h predecessors belong to i & union(output_list of all S
predecessors).size()≤N) // N is the maximum number of registers al-
lowed in the register-interval (i.e., size of a partition in the register le
cache) do
14: h.register-interval← i
15: h.input_list← union(output_list of all h predecessors)
16: TRAVERSE(h)
17: end while
18: for each S ∈ i.successors() do
19: if (S.register-interval==Unknown) then
20: S.register-interval← new register-interval()
21: S.input_list← empty()
22: Working-Set.insert(S)
23: end if
24: end for
25: end while
26: procedure traverse(BB)
27: register_list← BB.input_list
28: for each instruction in BB do
29: update register_list
30: if (register_list.size()>N) then
31: cut BB and introduce a new basic block : BB1
32: BB1.register-interval← new register-interval()
33: BB1.input_list← empty()
34: Working-Set.insert(BB1)
35: BB.output_list← register_list // List of all registers in the regis-
ter le cache at the end of BB
36: exit
37: end if
38: end for
39: end procedure
register-interval and the ones added by the new block. The algo-
rithm stops when it cannot nd any basic blocks that meet these
conditions (line 13). After it nishes the rst register-interval, it cre-
ates new register-intervals out of all the basic blocks with incoming
edges from that register-interval (lines 18-24). When a register-
interval is completely formed, all of the basic blocks that have
incoming edges from that register-interval become new register-
intervals’ headers. If a single basic block’s active registers do not t
into the remaining register le cache space for that register-interval,
the basic block is split across two or more register-intervals (lines
30-37). We also split the basic blocks at function calls (each function
call becomes a separate register-interval). The rst pass ends when
all basic blocks are assigned to register-intervals. After the rst
pass, the CFG is transformed into a Register-Interval CFG where
the nodes represent the register-intervals rather than basic blocks.
Algorithm 2 shows the second pass of our register-interval for-
mation algorithm. This pass reduces the Register-Interval CFG into
Algorithm 2 Register-Interval Formation: Pass 2.
Input: Register-Interval CFG
Output: Reduced Register-Interval CFG
1: Initialize:
2: for each register-interval : i do
3: i.register-interval← Unknown
4: end for
5: Working-Set← empty()
6: entry_register-interval.next_level_register-interval ← new
next_level_register-interval()
7: Working-Set.insert(entry_register-interval)
8: while (!Working-Set.empty()) do
9: i← a register-interval from Working-Set
10: ii← i.next_level_register-interval
11: ii.register_list← i.register_list
12: while (∃ register-interval h for which h.next_level_register-
interval==Unknown & all of h predecessors belong to ii &
union(register_list of all h predecessors).size()≤N) // N is the maxi-
mum number of registers allowed in the register-interval (i.e., size of a
partition in the register le cache) do
13: h.next_level_register-interval← ii
14: ii.register_list← union(ii.register_list & h.register_list)
15: end while
16: for each S ∈ ii.successors() do
17: if (S.next_level_register-interval==Unknown) then
18: S.next_level_register-interval ← new next_level_register-
interval()
19: Working-Set.insert(S)
20: end if
21: end for
22: end while
a smaller number of register-intervals. It works similarly to the
rst pass, with the dierence that it never splits register-intervals.
Instead, it merges two register-intervals if 1) one of them can be
reached only from the other and 2) the union of their register
working-sets still ts into the allocated register le cache space
(lines 12-15). The second pass is repeated until the CFG can not be
reduced anymore.
The only control ow constraint imposed by intervals is that a
node can only join an interval when all of the incoming edges to
the node come from that interval. As a result, backward edges and
thus loop headers always create new intervals.3 This key feature of
intervals makes them ideal subgraphs for our purpose. By starting
a new register-interval for each loop, Algorithm 2 maximizes the
probability that an entire loop can t into the register-interval,
thereby minimizing the number of PREFETCH operations to one
for the entire loop.
The primary role of the second pass is to prevent the mentioned
control ow constraint from splitting large register-intervals into
multiple smaller ones. As an example, consider the two nested
loops in Figure 6. Assuming the entire register working-set of the
graph ts in the register le cache, in the rst pass, basic block "A"
forms register-interval 1. Basic block "B" cannot be merged with
register-interval 1 as it has another incoming edge from basic block
"C". Therefore, basic block "B" forms a new register-interval, named
register-interval 2. Basic block "C" can be merged into register-
interval 2 as basic block "C" has only one incoming edge from
3This is true only for reducible CFGs with natural loops where the loop has only
one entry point [22]. However, this is usually the case as standard languages can
usually only represent natural loops (except in some cases with irregular control
ow structures, such as GOTO) and compiler infrastructures only produce reducible
CFGs [37].
AB
C
A
B
C
B
C
A
Register
Interval 1
Register
Interval 2
Register
Interval 1
Initial CFG After Pass 1 After Pass 2
Figure 6. Register-interval formation for a simple nested loop ex-
ample. A,B,C represent basic blocks.
register-interval 2. As a result, the innermost loop becomes a sepa-
rate register-interval but it cannot be merged into the outermost
loop. In the second pass, register-interval 1 can be merged into
register-interval 2 as register-interval 1 has only one incoming
edge from register-interval 2. Thus, the whole outermost loop can
be reduced to a single register-interval. Each repetition of the sec-
ond pass of the algorithm reduces the depth of a nested loop by
one if the resulting register working-set is small enough to t in
the register le cache.
We open source the C implementation of Algorithms 1 and 2
in [1].
4 Hardware Implementation
In this section, we discuss the hardware implementation of LTRF
in detail.
4.1 Register File Microarchitecture
Register File Cache. Figure 5 illustrates an example LTRF archi-
tecture. We show our added components to the baseline register le
architecture in orange color. The register le cache is composed of
#Reдisters_per_Interval banks (e.g., 16 banks in the gure) where
each bank hosts #Active_Warps registers (e.g., 8 1024-bit registers
in the gure). LTRF interleaves registers belonging to a single warp
across the cache banks, and hence, each register bank houses no
more than one register of a warp. Register le cache banks are
connected to the operand collectors via a crossbar.
Warp Control Block. A key structure in LTRF design is theWarp
Control Block (WCB), shown in Figure 7. The purpose of the WCB
is to maintain metadata for each warp required for controlling
the register prefetching process and nding the position of the
architectural registers in the register cache. To this end, WCB is
composed of the register cache address table, the working-set bit-
vector, and the liveness bit-vector. The register cache address table
is a 256-entry table per warp that keeps the register le cache
bank number for each warp’s architectural registers. The register
cache address table has as many entries as the maximum number
of architectural registers allocated to a warp. All cached registers
of a warp have the same oset in all register le cache banks.
Thus, for each register, the table only needs to keep track of the
⌈log2 #Reдisters_per_Interval⌉-bit (e.g., 4-bit in Figure 7) index of
the register le cache bank number where that register is located.
WCB also contains one ⌈log2 #Active_Warps⌉-bit (e.g., 3-bit in Fig-
ure 7) entry to track the oset of that warp’s registers inside the
banks (called warp-oset address). The working-set bit-vector holds
a valid bit for each register to indicate whether it has already been
prefetched during the PREFETCH phase. Since most of the instruc-
tions have two read operands, we provide two read ports for each
register cache address table. Any instruction that operates on more
than two operands must fetch the register le cache addresses of
all operands over multiple cycles.
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each architectural register in the WCB, as depicted in Figure 7. This
vector is initially cleared (i.e., all registers are marked as dead) when
the warp starts execution, and it is updated as the warp executes
(§ 3.2).
Operand Collector Modications. We augment each operand
collector (Figure 5, right) with ⌈log2 #Reдisters_per_Interval⌉-bit
(e.g., 4 bits in the gure) bank number and ⌈log2 #Active_Warps⌉-
bit (e.g., 3 bits in the gure) warp-oset address to determine the
location of each architectural register in the register le cache.
Register File Cache Access. As multiple warps may still try to
access the same bank at any given cycle, we use an arbiter, as
in conventional GPU register les, to arbitrate between accesses
to register le cache banks and to resolve bank conicts. When
an operand collector is allocated to a warp, it probes the register
cache address table in the corresponding WCB to get the locations
of registers inside the register cache. After reading the registers’
locations, the operand collector participates in the arbitration phase
to 1) resolve bank conicts and 2) access the register le cache to
read the operands.
4.2 Software-Triggered Prefetch Mechanism
Executing PREFETCH Operations. When a warp reaches a
PREFETCH operation, the GPU must load the warp’s registers into
the register le cache as indicated by the PREFETCH bit-vector.
Initially, the PREFETCH bit-vector is decoded into a list of indices
(IDs) of registers that need to be loaded. Once the register indices
are identied, they must be allocated space in the register le cache,
and the warp’s register cache address table in the WCB must be
properly lled. After allocating register le cache space, the regis-
ters can be read from the main register le to ll the register cache.
When a register is prefetched completely, the corresponding valid
bit in the WCB is set. After all registers indicated by the PREFETCH
bit-vector are prefetched, the warp becomes ready to execute, and
all subsequent register accesses of that warp are served from the reg-
ister le cache. In LTRF+, whenever a warp performs a PREFETCH
operation, it queries the liveness bit-vector and prefetches only the
registers that are marked as live. For dead registers, it is sucient
to allocate the register le cache space, without fetching data.
Register File Cache Space Allocation. Every cached register in
a register-interval must be assigned a place in the register le cache.
In our design, this mechanism is equivalent to allocating one reg-
ister le cache bank for each cached register as we interleave the
registers of a single warp across banks to minimize register le
cache bank conicts. We employ the Address Allocation Unit, de-
picted in Figure 8, for each warp to implement this mechanism. The
Address Allocation Unit is composed of two queues: the unused
queue keeps track of free banks, while the occupied queue keeps
track of allocated banks. Initially, the unused queue is full, and the
occupied queue is empty. On an allocation, we allocate the head
of the unused queue to the new register and move that entry to
the occupied queue. On a deallocation, we move the deallocated
register entry back to the unused queue. The same mechanism is
used to allocate warp-oset addresses to warps. There, we use a
global Address Allocation Unit that is shared by all warps.
Interconnect. We use an #Active_Warps-bit arbiter (e.g., 8-bit
arbiter in Figure 5, left) to arbitrate among warps to ll the register
le cache. Registers are loaded into the register le cache from
the main register le via a crossbar network. In order to design
this crossbar, we calculate the number of accesses to the main
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M
ax
im
um
 N
um
be
r 
of
 R
eg
is
te
rs
 (N
)
log(N)
... ... ... ...
M
ax
im
um
 N
um
be
r 
of
 R
eg
is
te
rs
 (N
)
log(N)
... ... ...
dequeueenqueue
dequeue enqueue
Occupied Block Deallocation 
Unused Block Allocation
Occupied QueueUnused Queue
Figure 8. Address allocation unit.
register le in LTRF and the baseline architecture. Our experimental
results show that LTRF reduces the number of accesses to the main
register le by 4×-6× (as most of the accesses are serviced through
the register le cache) and the bandwidth of the 1024-bit crossbar
in the baseline architecture without register caching [10, 40] is
utilized by up to 85%. As a result, we can reduce the bandwidth of
the main register le crossbar by 4× without hurting performance.
On the downside, the narrower crossbar would exhibit a traversal
latency 4× larger (from 1 cycle to 4 cycles) than a wide crossbar
in typical scenarios, and far larger latency when the crossbar is
saturated and queuing eects become dominant. However, due to
the latency-tolerant nature of our design and the fact that register
le access latencies are dominated by bank access times rather than
crossbar traversals, we nd that the longer traversal latency of a
narrower crossbar is not a signicant performance issue. Because
warp registers are interleaved across the register cache banks, LTRF
improves the parallelism of accesses in the interconnect.
Warp Stall. A warp that is stalled becomes inactive and loses its
slots in the register le cache. In that case, it must perform three
steps. First, it writes back its live registers to the main register le.
Second, it releases its register le cache slots. Third, it clears all the
valid bits in the register cache address table of the WCB. Whenever
a warp goes from being inactive to active, and it nds itself in
the middle of a register-interval, it must refetch all its specied
registers in its working-set bit-vector that are still live from the
main register le. This is done using the warp’s working-set and
liveness bit-vectors in WCB.
4.3 Overheads
Code Size. LTRF increases the average code size by 7% if only
PREFETCH bit-vectors are inserted into the code and 9% if the
bit-vectors are accompanied by prefetch instructions. Note that,
in order to be able to only insert the bit-vectors into the code, the
ISA has to be redesigned and an extra bit has to be embedded into
all instructions, as explained in §3.2. To measure the eect of the
increased code size on the GPU performance, we execute the origi-
nal and the modied programs on the baseline architecture using
GPGPU-Sim [10]. Our experimental results show that the larger
code size results in 0.2% average (up to 1%) performance degrada-
tion, which is negligible.
Storage Cost. LTRF requires a WCB for every warp, shown in
Figure 7. Each WCB contains one 5-bit entry per architectural regis-
ter, 3-bit for the warp-oset address, and working-set and liveness
bit-vectors, each with one bit per register. The total storage over-
head of the WCB for each SM in an example modern architecture,
which supports 64 warps with 256 registers per warp, is 114880 bits
(64× (256× 5+ 3+ 256+ 256)), around 5% of the area consumed by
the 256KB baseline register le.
Latency Overhead. According to our analysis with CACTI [51],
the WCB can be accessed within one extra clock cycle. Hence, it
adds negligible performance overhead in accessing the registers.
Area/Power Cost. In order to measure the area and power over-
heads of LTRF, we functionally model all the added components
(i.e., WCB, the additional crossbar, address allocation units, the
arbiter, additional entries in the operand collectors, and register
le cache) in GPU-Wattch [40]. In total, LTRF occupies 16% more
area than our baseline GPU register le (i.e., Conguration #1 in
Table 2) using the same main register le size and technology. In
terms of power consumption, despite the added structures, LTRF
consumes 23% less power compared to the baseline register le.
LTRF’s improvement in power consumption is due to reducing the
number of accesses to the main register le by 4×-6×.
5 Methodology
Simulation. We evaluate our techniques using the GPGPU-Sim
V3.2.2 [10] cycle-level simulator for GPUs. Table 3 provides the
details of our baseline GPU conguration. We model our baseline
after an NVIDIA Maxwell-like architecture [56]. We modify the
microarchitecture of the conventional register le in GPGPU-Sim
to implement the LTRF microarchitecture depicted in Figure 5.
Number of SMs 24
Core clock 1137 MHz
Scheduler Two-level [19, 53]
Number of warps per SM 64
Register le size 256KB per SM (65536 registers)
Register le cache size 16KB per SM (4096 registers)
Shared memory size 64KB per SM
L1D Cache 4-way, 16KB, 128B line
L1I Cache 4-way, 2KB, 128B line
LLC 8-way, 2MB, 128B line
Memory Model 8 GDDR5 MCs,
FR-FCFS [61, 88], 2700 MHz
GDDR5 Timing tCL=12, tRP=12, tRC=40,
(in nanoseconds) tRAS=28, tRCD=12, tRRD=6
Number of active warps 8 per SM
Number of registers 16
in a register-interval
Table 3. Simulated system conguration.
We use the compiler in GPGPU-Sim to implement our soft-
ware prefetching mechanism for registers. To this end, we process
the CFG of the register-allocated PTX code to form the register-
intervals, using Algorithms 1 and 2, and insert PREFETCH bit-
vectors at the start of each register-interval.
Benchmarks.We run 35 benchmarks from CUDA SDK [10], Ro-
dinia [14], and Parboil [72] benchmark suites and classify them
into two groups, register-sensitive and register-insensitive, based
on whether or not the register le limits the achievable TLP. We
randomly select nine workloads from the register-sensitive group,
and ve workloads from the register-insensitive one.
Comparison Points.We evaluate (1) a baseline (BL) architecture
that models a GPU with a conventional non-cached register le.
To provide a fair comparison of this baseline to other register le
cache based designs, we add the amount of space dedicated for the
register le cache in LTRF (16KB) to the main register le capac-
ity in the BL architecture, (2) a design with a 16KB register le
cache (RFC) without any prefetching mechanisms, similar to the
architecture proposed in [19]. (3) LTRF, with a 16KB register le
cache. (4) LTRF+, an enhanced version of LTRF which also consid-
ers operand-liveness information (§ 3.2). (5) an Ideal register le
architecture that allows us to increase the register le capacity to
any size (i.e., 8× in our evaluations) with no latency overhead.
Design Points. We increase the register le size from 256KB to
2MB by using the register le congurations #6 and #7 from Ta-
ble 2. Conguration #6 allows us to increase the register le size
by 8× while keeping the power consumption almost unchanged.
Conguration #7, on the other hand, results in less power/area
consumption compared to the baseline SRAM-based 256KB register
le. We use these design points as realistic baselines for our perfor-
mance analysis.
Performance Metrics.We use IPC as the performance metric to
evaluate dierent register le designs. We evaluate our compiler al-
gorithms by measuring the size of the generated register-intervals.
6 Evaluation
We present the eectiveness of ve dierent mechanisms: BL, RFC,
LTRF, LTRF+, and Ideal. § 6.1 shows the overall eect of LTRF on
GPU performance. § 6.2 evaluates the register le power consump-
tion. § 6.3 analyzes the eectiveness of LTRF at tolerating the la-
tency of the main register le. § 6.4 provides sensitivity analysis
on the size of the register le cache. § 6.5 analyzes the number of
instructions in register-intervals. § 6.6 provides a comparison be-
tween LTRF and other software-managed register caching schemes.
6.1 Overall Eect on GPU Performance
To evaluate the eect of larger register les on GPU performance,
we increase the register le size from 256KB to 2MB by using the
register le congurations #6 and #7 from Table 2. Figure 9 com-
pares the normalized IPC of BL, RFC, LTRF, and LTRF+ designs
when used on top of these two congurations. In this gure, we
normalize the IPC results to the IPC results of the baseline architec-
ture of conguration #1 in Table 2, without any register caching,
with one modication: we add the register le cache capacity (i.e.,
16KB) used in the other mechanisms to the 256KB register le size
of conguration #1. Ideal bars show the IPC of an idealized version
of conguration #1 with 8× the register le capacity but no increase
in latency (i.e., access latency remains constant after increasing
register le size by 8×). We make three major observations. First,
LTRF provides almost the same IPC performance as the Ideal design
when we employ conguration #6. LTRF improves IPC by 32%, on
average. The IPC improvement of LTRF is due to two main reasons.
1) The larger register le enables both more registers per thread and
more warps executing in parallel. 2) LTRF eectively tolerates the
higher access latency of conguration #6. Second, for the register-
insensitive workloads that do not benet from a larger register le
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Figure 9. IPC of BL, RFC, LTRF, LTRF+, and Ideal using the main register le congurations #6 and #7 from Table 2, normalized to the
baseline architecture of conguration #1 with 16KB additional register le capacity.
(e.g., btree and kmeans), the performance overhead of increasing
the register le size is minimal if we use LTRF and LTRF+ as op-
posed to RFC. Third, LTRF and LTRF+ eectively enable the use of
conguration #7, which reduces the register le area by 75%.4 For
this conguration, LTRF and LTRF+ improve performance by 28%
and 31% over the baseline, on average, respectively. We conclude
that LTRF enables a high-capacity and high-latency main register
le while providing high performance.
6.2 Register File Power Consumption
To evaluate the eect of each design on register le power con-
sumption, we measure the register le power consumption using
conguration #7 in Table 2. Figure 10 compares the normalized
register le power consumption of RFC, LTRF, and LTRF+ designs
when used on top of conguration #7. We normalize the power
consumption results to the power consumption of the baseline ar-
chitecture of conguration #1 from Table 2, without any register
caching.
Wemake twomajor observations. First, compared to the baseline,
LTRF+ consumes the least amount of power. On average, LTRF+
4This extra die area is freed up due to the use of LTRF and LTRF+, and it can naturally
be used for other on-chip components such as the L1 and the L2 data caches (although
we do not evaluate this use of the extra area).
reduces the register le power consumption by 46.1% while RFC
and LTRF reduce the register le power consumption by 35.1%
and 35.4%, respectively. Second, the register le of LTRF consumes
almost the same amount of power of that of RFC because the ex-
tra storage components (e.g., WCB) oset the power saving from
LTRF’s lower number of main register le accesses.
6.3 Eect of LTRF on Register File Access Latency
To show the eectiveness of LTRF at tolerating register le access
latency, we dene a new metric: the maximum tolerable register le
access latency. This is the relative latency5 of the main register le
that leads to at most 5% performance (IPC) loss for each workload
we examine. Note that this metric is dierent for each design, de-
pending on the latency tolerance of the design. We increase the
main register le access latency while keeping the main register le
size constant. Figure 11 compares the maximum tolerable register
le access latency of dierent designs for various benchmarks.
We make three major observations. First, the maximum tolerable
register le access latency for LTRF is 5.3×, on average. This result
indicates that LTRF can 1) eectively bring the registers to the
register le cache before they are accessed and 2) hide the latency of
the register access to the main register le by executing other active
5Relative to the baseline of conguration #1 with 16KB additional register le capacity
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Figure 10. Register le power consumption of RFC, LTRF, and LTRF+ using the main register le conguration #7 from Table 2, normalized
to the baseline architecture of conguration #1.
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Figure 11.Maximum tolerable register le access latency of dierent designs.
warps. Second, the maximum tolerable register le access latency
for LTRF+, which is aware of operand liveness information, is 6.2×,
on average, indicating that using liveness information to manage
register caching and prefetching improves latency tolerance. Third,
the maximum tolerable register le access latency for RFC is 2.1×,
on average, which shows that the register le cache hit rate in the
RFC design is not large enough to hide main register le access
latencies that are greater than 2.1×.
We also evaluate the maximum tolerable register le access
latency for dierent designs by allowing 1% and 10% performance
loss instead of 5% performance loss.With 1% allowable performance
loss, the maximum tolerable register le access latencies for RFC,
LTRF, and LTRF+ are 1.4×, 2.8× and 3.5× higher than the baseline,
respectively. With 10% allowable performance loss, the maximum
tolerable register le access latencies for RFC, LTRF, and LTRF+
are 2.9×, 6.5× and 7.9× higher than the baseline, respectively.
We conclude that LTRF and LTRF+ are able to tolerate long
main register le access latencies. Thus, they can enable aggressive
optimizations that increase register le capacity in exchange for
higher access latency.
6.4 Sensitivity to Register File Cache Size
We explore the eect of the register le cache size on performance
in two ways: (1) varying the number of registers allowed in each
register-interval (default is 16), (2) varying the number of active
warps that are allocated storage space in the register cache. Fig-
ure 12 reports the average IPCwhenwe vary the number of registers
allowed in each register-interval. We make two observations. First,
when the number of registers allowed in each register-interval is
8, the eectiveness of LTRF degrades signicantly, as the main
register le access latency increases, This is mainly because a small
number of registers results in a small register-interval size. Hence,
PREFETCH operations become more frequent, and hiding their la-
tency becomes more dicult, especially for slow main register les.
Second, increasing the number of registers allowed in each register-
interval does not necessarily translate to better performance for
LTRF. This is mainly because more registers result in more main
register le bank conicts during the PREFETCH operation, in-
creasing prefetch latency. Therefore, larger register-interval sizes
may not always be enough to hide larger prefetch latencies.
Figure 13 illustrates LTRF performance sensitivity to the num-
ber of warps that have dedicated register le cache space, while
keeping the dedicated space per warp constant. We make two ob-
servations. First, as the number of active warps increases from 4 to
8, IPC improves by 36.9% for the slowest main register le. Second,
increasing the number of active warps by more than 8 does not
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Figure 12. Normalized IPC using LTRF with various main register
le access latencies and number of allowed registers in each register-
interval.
have a signicant impact on LTRF performance. We conclude that
8 active warps, which is the default conguration in LTRF, seems
enough. Hence, LTRF does not impose signicant performance cost
by limiting the number of active warps.
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Figure 13. Normalized IPC using LTRF with various main register
le access latencies and number of active warps.
We conclude that, by making the performance impact of a slower
register le more tolerable, LTRF enables a large design space to
architects, where tradeos between power, area, and latency of the
register le can be explored more freely to optimize system-level
goals.
6.5 Register-Interval Length
As explained in § 3, register-intervals should be as long as possible to
minimize the number of PREFETCH operations. We measured both
the real and the optimal register-interval lengths. The real register-
interval length is the number of dynamic instructions within each
register-interval. The optimal register-interval length is the number
of consecutive dynamic instructions in a kernel’s execution trace
that consume at most the maximum number of allowed registers
in the register cache. In other words, the optimal length exposes
the limitations caused by the control-ow constraints imposed
on register-intervals. Table 4 reports the average, minimum, and
maximum lengths of the real and optimal register-intervals. We
make two observations. First, the real register-interval length is
89% of the optimal register-interval length, on average. Second, the
minimum and maximum lengths of real register-intervals are 78%
and 85% of the ones in optimal register-intervals, respectively. We
conclude that the control ow constraints in creating the register-
intervals do not greatly limit the register-interval length.
Register-Interval Length Average Minimum Maximum
Real 31.2 7 45
Optimal 34.7 9 53
Table 4. The average, minimum, and maximum lengths of real and
optimal register-intervals, in terms of dynamic instructions, for
35 workloads in CUDA SDK [10], Rodinia [14], and Parboil [72]
benchmark suites.
6.6 LTRF vs. SW-Managed Hierarchical Register Files
To distinguish the benets of our key ideas from other software-
based approaches, we evaluate the maximum tolerable register le
access latency of two additional designs: 1) a software-managed
hierarchical register le (SHRF) similar to [20] and 2) a version of
LTRF that performs PREFETCHoperations at the end of strands [20],
rather than register-intervals. SHRF [20] aims to reduce the number
of background register swap operations between the main register
le and the register le cache to provide energy eciency and
uses traditional register allocation/spilling techniques. SHRF uses
strands, which are more constrained CFG subgraphs than register-
intervals, since long/variable-latency operations (e.g., cache misses)
and backward branches are disallowed within a strand to guaran-
tee that the warp does not get descheduled until the end of the
strand [20].
Figure 14 reports the normalized IPC, averaged across our work-
loads (see § 5), as the main register le access latency increases.
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We make two observations. First, SHRF performs similarly to
RFC and can tolerate latencies by up to 2× the baseline latency. Sec-
ond, LTRF can tolerate only 3× higher register le latency if it uses
strands instead of register-intervals, as opposed to the 5.3× higher
main register le latency tolerated by our LTRF design that uses
register-intervals. LTRF performs better using register-intervals be-
cause strands’ CFG subgraphs are more constrained, and typically
much smaller than the CFG subgraphs of register-intervals, in-
creasing the number of PREFETCH operations, register writebacks,
and register re-fetches. In particular, while the length of a register-
interval is usually limited by the size of the register working-set,
a strand is typically terminated due to unrelated control ow con-
straints, and as a result, the strand’s register working-set is often
smaller than the available register le cache space. We conclude
that using register-intervals to place the PREFETCH operations is
essential for LTRF performance.
7 Related Work
To our knowledge, this paper is the rst to design a latency-tolerant
register le architecture for GPUs by (1) prefetching the entire reg-
ister working set of a warp from the main register le to the register
le cache using the notion of register-intervals, and (2) overlap-
ping the prefetch latency with the execution of other active warps.
LTRF opens a window for many optimizations in the main register
le that greatly increase the eective capacity at the expense of
higher access latency. We have already compared LTRF extensively
to various hardware and software register caching proposals for
GPUs [19, 20] in § 6. In this section, we describe other related work
in register le caching and register le scalability.
Register File Caching. Few works have explored hardware- and
software-managed hierarchical register les for GPUs [19, 20].
These works focus on other objectives, such as energy eciency,
rather than latency-tolerance, and expose the higher latencies of
slow register les to the execution. Regless [36] is a concurrent
work that slices the computation graph into regions and allocates
operand storage for the regions to replace the register le with a
small operand staging unit. However, Regless targets power reduc-
tion rather than latency tolerance as the main objective.
Register le caching and hierarchical register les have been
widely investigated for CPU architectures. Most of those works fo-
cus on superscalar or VLIW processors [11, 13, 16, 54, 58, 70, 86, 87].
Such architectures are often able to hide the larger access latency
of the slower register le levels via instruction level parallelism. As
a result, the main focus of this line of work has been on ecient
ways of integrating hierarchical register les into deep out-of-order
pipelines and orchestrating the interactions between rename/issue
mechanisms and register movements among dierent levels [11, 58].
However, these techniques are usually not applicable to GPUs as
GPUs have limited support for instruction-level parallelism. An-
other line of work focuses on software-managed hierarchical les
with dierent ISA-visible register banks that have dierent sizes
and speeds [15, 31, 32, 73] where the compiler orchestrates register
placement and movement. The CRAY-1 system [63] is an example
architecture that implements a compiler-controlled hierarchical reg-
ister le where software instructions explicitly manage the register
movement between the two levels. Such techniques are suitable
mainly for VLIW/vector processors and are not eective when used
with GPUs where dynamic thread interleavings are unknown at
compile-time as the GPU compiler is not able to schedule register
movements to overlap them with the execution of other threads.
Register File Scalability.There aremany techniques that improve
the scalability or eciency of the register les. These techniques
employ dimming and power-gating [2, 23], compression [39], new
memory technologies [3, 26, 27, 28, 43, 45, 46, 48, 80, 85], and virtu-
alization [25, 78]. All these techniques likely cause an increase in
register le access latency. LTRF can be synergistically combined
with these techniques and can enable them to tolerate the long reg-
ister le access latencies. Hence, we believe LTRF is a substrate that
enables optimizations in GPU register les, which might otherwise
not always be desirable, ecient, or high performance.
8 Conclusion
We propose LTRF, a new latency-tolerant hierarchical register le
design for GPUs. The key mechanism of LTRF is a near-perfect
register prefetching scheme that divides the application control
ow graph into register-intervals and brings the entire register
working set of a warp from the main register le to the register
cache at the beginning of each register-interval. As a result, a warp
experiences the fast register cache access latency, rather than the
long access latency of the large main register le. An example
evaluation result shows that LTRF enables us to implement the
main register le with emerging high-density high-latency memory
technologies, enabling 8× larger register le capacity and improving
overall GPU performance by 31% while reducing register le power
consumption by 46%. We believe that LTRF paves the way for
many power/area optimization techniques in the main register le
that likely increase the register access latency. We conclude that,
by making the performance impact of a slower register le more
tolerable, LTRF enables a large design space to architects, where
tradeos between power, area, and latency of the register le can
be explored more freely to optimize system-level goals.
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